In this paper, we introduce packet low-density parity-check (packet-LDPC) codes for high-density tape storage systems. We report on the performance of two error control code (ECC) architectures based on the packet-LDPC codes. The architectures are designed to be (approximately) compatible with the widely used ECMA-319 ECC standard based on two interleaved concatenated 8-bit Reed-Solomon (RS) codes. One architecture employs an inner RS code; the other employs an inner turbo product code with single parity-check constituent codes (TPC-SPC). Both employ a packet-LDPC code as the outer code. As for the ECMA-319 system, both schemes are required to correct noise bursts due to media defects and synchronization loss, as well as the loss of one of eight tracks (due to a head clog, for example). We show that the first packet-LDPC code architecture substantially outperforms the ECMA-319 scheme and is only a few tenths of a decibel inferior to a long, highly complex 12-bit RS scheme. The second architecture outperforms both the ECMA-319 and the long RS code scheme.
I. INTRODUCTION

B
ECAUSE of their superior performance capabilities on many channels, low-density parity-check (LDPC) codes have received quite a bit of attention in the magnetic disk drive industry in recent years [1] - [7] . LDPC codes are also considered for high-density magnetic tape recording channel in [8] . However, to our knowledge, no published work exists on the application of concatenated schemes involving LDPC codes to tape storage channels. In this paper, we report on our very promising results in this regard. In particular, by selecting the ECMA-319 Reed-Solomon (RS) code-based standard as a baseline in a case study, we show that the tape storage channel presents a unique challenge to the code system designer. Specifically, while tape drives permit longer codes over larger frames (sectors) than is possible for disk drives, the code must be capable of recovering one entire track out of eight (for ECMA-319), lost as a result of a head clog, for example. Such a requirement has led us to consider the application of LDPC codes in a nonstandard way, resulting in what we call packet-LDPC codes. The idea for packet-LDPC codes originated in the work of Luby et al. [9] , who applied them to file multicast over the Internet.
In this paper, we show that two error control code (ECC) architectures based on packet-LDPC codes are very promising for tape storage devices. The first architecture employs an inner RS code and the second employs an inner turbo product code with single parity-check constituent codes (TPC-SPC). Both employ a packet-LDPC code as the outer code. Substantial gains relative to the state-of-the-art RS-based system are shown to be possible, even in the event of a track loss. Further, the first architecture has complexity comparable to that of ECMA-319. This paper is organized as follows. Section II presents the ECMA-319 coding standard. Section III discusses LDPC codes in general and packet-LDPC and TPC-SPC codes in particular. Section IV presents the performance of an ECMA-319-compatible coding architecture with an inner RS code and an outer packet-LDPC code. The performance of this scheme is compared with the 8-bit RS code ECMA-319 scheme as well as an ECMA-319-compatible scheme using an outer 12-bit RS code (whose complexity is orders of magnitude greater than that of a packet-LDPC code). An extensive simulation study of the floor of the selected LDPC code is also presented in that section. Section V compares the decoder complexity of the various schemes and Section VI draws some concluding remarks.
II. THE ECMA-319 STANDARD
The ECMA-319 standard employs two RS codes concatenated with two levels of interleaving (intra-track and inter-track). As depicted in Fig. 1 , user data, after being compressed, is grouped into 404, 352-byte chunks which are the ECC-protected entities known as data sets. Each data set is then broken into 16 two-dimensional (2-D) arrays called sub data sets, each having 25, 272 bytes, which will be protected by two different RS encodings, and , in turn. The structure of each sub data set is shown in Fig. 1 high background error rate. The data in each column is protected by an outer code , RS(64, 54) code over , designed to allow correction of long error bursts (with the aid of the row-column interleaver). Thus, the row code together with the column code gives a cross-product ECC design capable of simultaneously correcting both a high background error rate and long error bursts. After encoding, the size of one encoded sub data set is 30, 720 bytes, and the size of one encoded data set is 491, 520 bytes, and the overall code rate is . In addition to the row-column interleaver within a sub data set which facilitates the correction of moderate-size error bursts, there is also an interleaver within a data set, i.e., among the 16 sub data sets which facilitates the correction of very long error bursts. This second interleaver distributes the data set uniformly over eight tracks so that, upon playback, the deinterleaver will uniformly distribute the eight tracks among the 16 sub data sets. In the event of a lost track, e.g., due to a head clog or mediadefect-induced synchronization loss), the erroneous bytes will be flagged by as erasures, and will occupy eight rows in each of the 16 sub data set interleaver blocks (Fig. 1) . Lastly, since is capable of correcting ten erasures, it will correct all eight erased rows within each sub data set and hence, an entire lost track.
III. PACKET-LDPC AND TPC-SPC CODES
A. LDPC Codes
There are a large number of classes of LDPC codes. In this paper, the LDPC codes we use are extended irregular repeataccumulate (eIRA) codes ( [10] , [11] ). The eIRA codes are a class of efficiently encodable irregular LDPC codes which have lower error-rate floors than other irregular LDPC code design approaches. It has been demonstrated in [10] that eIRA codes of moderate length and high rate possess no error-rate floor down to probability of bit error . This class of LDPC codes is an extension of irregular repeat-accumulate codes and has the special parity-check matrix form (1) where is a sparse matrix randomly generated by computer containing no weight-2 columns and is a full-rank matrix whose columns are weight-2 except the last one: (2) In the above, is the codeword length, is the information word length, is the parity word length, and is -by-. Details of how may be designed can be found in [10] .
Note that encoding is easily performed directly from by solving for the parity bits recursively. Alternatively, encoding may be performed via the systematic generator matrix which is given by [10] (3) where (4) Note that is precisely the transformation matrix corresponding to a differential encoder with transfer function .
B. Packet-LDPC Codes
Most work on LDPC codes has focused on the bit level where a stream of bits is transmitted over a channel that introduces bit-level errors. In this case, encoding and decoding procedures perform operations on bits. For example, in the Tanner graph representation for bit-wise LDPC codes, each variable node corresponds to a bit: the encoder maps each block of bits into an -bit codeword. The message-passing decoder iteratively computes probability (or likelihood) for each bit to represent the current belief that the transmitted bit was a zero or one. However, inspired by the idea of packet-based transmission over the Internet, LDPC codes operating on packets instead of bits have been proposed [9] , [13] . This coding scheme performs computational operations at the packet level instead of the bit level which makes high speeds possible on many systems. Because the code symbols are packets, decoding complexity for most channels becomes unwieldy. It is a fortunate consequence, however, that decoding is simple on erasure channels and that a tape channel with a reliable erasure-flagging inner code may be modeled as such. In the rest of the paper, we call these packet-wise LDPC codes packet-LDPC codes.
The matrix and graphical representations and the encoding and decoding procedures for bit-wise LDPC codes can all be extended to packet-LDPC codes. An packet-LDPC code can be specified by its parity check matrix, , and its packet length L. The matrix can be one derived for a bit-wise LDPC code for a binary erasure channel (BEC) with elements from GF (2) . Note that a packet-LDPC code is different from a so-called Q-ary LDPC code whose matrix has elements from [14] . The size of a packet can be hundreds of bits or several tens of megabytes, depending on the application. Each codeword has the form , where is an matrix and is a binary -tuple representing a packet. An packet-LDPC code has user packets and parity packets ( is the rank of ), with code rate . In the Tanner graph specified by , each variable node corresponds to a packet (symbol) in the codeword, and each check node corresponds to a constraint the code places on adjacent variable packets. The constraints are such that the sum (bit-wise XOR) of the packets associated with the variable nodes adjacent to each check node is (an -tuple of zeros). Thus, if a check node is connected to variable nodes , the packets associated with these variable nodes satisfy (5) Encoding is straightforward for a packet-LDPC based on an eIRA-type LDPC code. Since the eIRA packet-LDPC code has an matrix of the form in (2), the encoding may be performed directly by solving for the parity packets recursively: 1) the first check equation (first row of matrix) involves only the first parity packet; 2) the second check equation involves only the first two parity packets; 3) the third check equation involves only the next two parity packets; and so on. The generator matrix of eIRA bit-wise LDPC derived in (3) can also be used as the generator matrix for eIRA packet-LDPC.
One important property of packet-LDPC codes for our work is that they can be used in concatenated codes. An inner code that works at the bit or byte level can be used on an individual packet or several packets. An outer packet-LDPC code designed to deal with erasures at the packet level is then used to correct failures from the inner code which have been flagged as erasures by the inner decoder. In this paper, we consider concatenations of a packet-LDPC code (outer code) with some other inner codes, where the packet-LDPC sees only correct packets or packets "erased" by the inner code (we say a packet is erased if it is flagged as suspect by the inner decoder). Thus, the decoding algorithm considered here for packet-LDPC codes is for the packet erasure channel (PEC).
Iterative decoding algorithm: The packet-LDPC code iterative decoding algorithm over the PEC is essentially identical to that of the bit-wise LDPC code over the binary erasure channel (BEC). The decoder, which relies on the code's Tanner graph, is presented with either correct packets or erased packets, i.e., there are no errors). Consider now decoding iteration . If a check node is connected to only one packet node with an erasure, with all other connections to correct packets, then the erased packet can easily be resolved via the constraint (5) using packet-wise XOR operations. If a check node is connected to no erased packet nodes, then, of course, no operations are performed. If a check node is connected to multiple erased packet nodes, again no operations are performed since now (5) involves multiple unknowns. In iteration , since some of the erasures had been resolved in the previous iteration (and can now be called "correct"), there are generally some check nodes which previously had multiple erasures and now have a single erasure; these erasures may now be resolved. Eventually, at some iteration, either all erasures will have been resolved, or no erasures will have been resolved. In either case, decoding may stop (clearly in the latter case an additional iteration will be identical to the previous one). A maximum number of decoding iterations may also be set; we chose a maximum of 20 decoding iterations.
C. TPC-SPC Codes
Single parity check turbo product codes (TPC-SPC) are a very simple class of turbo product codes with many good properties [15] . They may be considered to be a type of LDPC code. They have high rate, linear encoding/decoding complexity, and a parallelizable encoding/decoding process. A 2-D turbo product code is formed from two component codes and , with parameters ( , ,
, where , , denote the codeword length, information length, and generator matrix, respectively, and the code rate is . The component codes used in this paper are single parity check (SPC) codes, so that , . Since the encoding operation only adds a single parity bit in each row and column, it is very simple to implement. As shown in [15] , although TPC-SPC codes have a very small minimum distance, if several codewords are combined and used with an interleaver and a precoded partial response channel, the distance spectrum improves significantly. Further, the system enjoys interleaving gain. In addition to simple encoding, the advantages of TPC-SPC codes are that, down to a bit-error rate of about 10 , they perform as well as LDPC codes, but possess better burst error statistics (an error event generally contains a small number of errors), which facilitates decoding for an outer code [15] .
IV. PACKET-LDPC CODE-BASED ECMA-319-LIKE CODE ARCHITECTURES
Before we present results for packet-LDPC codes, we briefly mention results for other LDPC code architectures which were studied in [16] . First, we considered replacing the ECMA-319 (RS) code with a very long (e.g., 30, 720 bits), high rate (e.g., 0.94) LDPC code. We found that, although the soft-decoded LDPC is obstensibly advantageous, it is difficult to find such an LDPC code with an error-rate floor that is sufficiently low for the overall LDPC/RS system to outperform the ECMA-319 RS/RS system at very low error rates.
We considered two alternatives to the LDPC/RS scheme to circumvent the floor issue [16] . In the first, we replaced the LDPC/RS concatenation with a single long (e.g., 65, 535 bits), lower rate (0.82) LDPC code. This approach was very promising, offering a 4 dB gain over the ECMA-319 scheme at on an additive white Gaussian noise (AWGN) channel. The second technique we considered to circumvent the floor problem replaced the ECMA-319 (RS) code with a TPC-SPC code. This scheme provided a gain of about 2.7 dB over the ECMA-319 scheme at on EPR4 channel. It is also likely to have a very low floor due to the favorable error statistics of the TPC-SPC code: when it fails to decode, there are generally very few errors remaining for the outer RS code to correct. We do not report details of these schemes in this paper due to space limitations and instead favor the more novel packet-LDPC architectures.
A. RS/Packet-LDPC Concatenation
In this section, we will compare the performance of outer packet-LDPC codes with that of an outer RS code. In both cases, the inner code , is a (240, 234) RS code arranged as in the ECMA-319 standard. The outer RS code is (64, 54) and we will consider two packet-LDPC codes to be described below.
It is necessary to choose a packet-LDPC code which is capable of correcting long erasure bursts. To measure a code's burst noise correcting efficacy, we introduce a parameter, the maximum resolvable erasure-burst length, [17] . is defined to be the longest string of erasures that the code's decoder is guaranteed to fill in with the correct bit (packet) values, no matter where the burst starts in the codeword. The assumption in this definition is that, outside of the burst, the packets are correct. For bit-wise LDPC codes, the is specified in terms of bits; for packet-LDPC codes, is in terms of packets. Clearly, if we want a code be capable of correcting the erasure of one of eight tracks, we require . 
An
RS code employing -bit symbols without interleaving is capable of filling in an erasure burst of length bits. With an interleaver of interleaving depth , an interleaved burst of length is correctable. As for LDPC codes, a method to determine is given in [17] : for an arbitrary codeword and impose on it an erasure burst of length (bits) in every location; the largest for which the decoder successfully decodes at all possible burst locations is . This method is clearly time consuming, so an improved algorithm for computing is also derived in [17] using the Tanner graph representation of the code and the associated message-passing decoding algorithm. The parameter can be maximized by properly permuting the columns of an irregular LDPC code's matrix. A technique for doing this, called parity insertion, is described in [18] for eIRA codes.
The parameters of the two eIRA packet-LDPC codes we consider are listed in Table I . Both cases have the same data set size ( bits, where ) and sub data set size ( bits) as that of the ECMA-319 standard. There are still 16 sub data sets in one data set; the only difference is that the RS code is replaced by the packet-LDPC codes. Fig. 2 shows the structure of one sub data set for the packet-LDPC configuration. Each RS codeword contains four 480-bit packets. Thus, there are packets in one sub data set and packets in one data set. When the decoder fails to decode a RS codeword, it erases the four packets within this codeword. Then, the decoder follows the erasure decoding algorithm described in [19] . Note that for this LDPC code is larger than the length of one track (Table I) , so it can resolve one erased track of eight.
1) Packet-LDPC:
The performance of this scheme in terms of probability of packet error and probability of data set error is presented in Fig. 3 together with the of the ECMA-319 scheme. 1 Both schemes were simulated on an AWGN channel. For the AWGN-only case, this configuration has a 0.7 dB gain in terms of at 10 relative to the RS/RS concatenation. For the AWGN-plus-one-erased-track case, there is a 0.8 dB gain at 10 .
2) Packet-LDPC: In the packet-LDPC code scheme, there are fewer bits in each packet and more packets in each RS codeword, resulting in a longer packet-LDPC code length (Fig. 4) . The of this LDPC code is larger than the length of one track, so it can resolve one erased track of eight.
The performance for this code is presented in Fig. 5 and compared with the of the ECMA-319. The simulations were conducted on an AWGN channel. Note that this configuration has a 0.7 dB gain in terms of at 10 over the RS/RS code array for the AWGN-only case, and a 0.6 dB gain at 10 for the AWGN-plus-one-erased-track case. Upon comparing the performance of the two packet-LDPC codes, we can see that they perform comparably, although the code is slightly better in the one-erased-track case. Hence, we will favor the code hereafter for its shorter length, hence lower complexity.
3) On the Packet-LDPC Code Floor: At the beginning of this section, we have mentioned that configurations using LDPC codes may suffer from an error-rate floor. In Fig. 6 , we present the performance of the packet-LDPC code on the PEC for various numbers of iterations (for the PEC, a packet is either received correctly or it is erased). The simulation results show that the packet-LDPC code has no floor down to about (since the decoder is very simple, it is possible to run the simulation down to very low error rate). Fig. 7 presents the performance on the PEC-plus-one-erased-track channel, and there is no floor down to about . These results demonstrate that this packet-LDPC code has good error-rate floor characteristics, and it is as effective in correcting erasure bursts as the RS-code in the ECMA-319 architecture. Also, as a practical concern, ten decoding iterations appears to be sufficient.
We remark that the capacity of a PEC with erasure probability is . We note from Fig. 6 with , the (8192, 6717) packet-LDPC code achieves essentially error-free communication (given a sufficient number of decoding iterations). Thus, this code achieves an efficiency relative to capacity of . Another measure of the code's efficiency, regarding the correction of correcting burst erasures, is . 
B. Longer RS Codes
We have seen the improvement attained by using longer LDPC (packet-LDPC) codes instead of short ones. To be fair to RS codes, we consider a longer (larger block length and larger alphabet size) outer RS code here. The RS codes in the ECMA-319 standard and the above section are all shortened RS codes over , i.e., each symbol has bits, and the codeword length is given by . In this section, we consider RS codes over , with . (RS codes with a larger value of will likely be at the limits of acceptable complexity.) We want the overall code rate and the data set size be the same as those of ECMA-319. We also want to maintain the capability of correcting one erased track out of eight.
Although we have not exhaustively examined the performance of all possible ECMA-319-compatible architectures involving a 12-bit RS code, we believe we have found a near-optimal configuration. Fig. 8 presents the organization of this RS/RS data set which uses a 12-bit RS code for . In this scheme, is a RS(120, 114) code over along each row, and is an extended [20] RS(4096, 3546) over along columns. Note that there are 120 8 bits in each row , i.e., 80 symbols with 12 bits in each symbol, so there are 80 columns in each data set. Recall that in ECMA-319, the encoded data set size is bits, which is equal to the encoded data set size of this longer RS/RS scheme bits . The overall code rate for ECMA-319 is , which is also approximately equal to . Also the outer RS code has the erasure-correcting capability symbols symbols, which means it is capable of correcting one erased track. Fig. 9 presents the performance (in terms of ) of the 8-bit/12-bit RS/RS code array in comparison with the -packet LDPC code array. For the AWGN-only case, the RS/RS longer code concatenation has about a 0.1 dB gain over the -packet LDPC concatenation at around . For the AWGN-plus-one-erased-track case, the RS/RS concatenation has about a 0.4 dB gain over the RS/packet-LDPC scheme at around . We note that the 12-bit RS code possesses superior erasure-burst correcting capability, but its encoding and decoding complexity is quite large which discourages its use. The packet-LDPC codes achieve similar performance, but have much lower complexity than the 12-bit long RS code as will be shown in Section V.
C. TPC-SPC/Packet-LDPC Concatenation
At the beginning of this section we mentioned that the TPC-SPC/RS concatenation (replacing the -RS code with a TPC-SPC code) provides a performance improvement over the ECMA-319 RS/RS concatenation. Above, we showed that replacing the -RS code with packet-LDPC code also results in improved performance in the tape recording system considered. We now examine a coding scheme which replaces the -RS and -RS codes with TPC-SPC and packet-LDPC codes, respectively.
As stated in Section IV-A, the packet-LDPC code we favor is the code. is the TPC-SPC code, but to reduce the data set size and to make it nearly compatible with that of the ECMA-319 standard, we need to adjust the size of each TPC array and the number of arrays combined. Also, the number of bits in each row (length of ) needs to be a multiple of 8. The TPC-SPC code we choose here has parameters . Fig. 10 shows the organization of one data set. We see that this configuration has a data set size of bits as compared to bits for the ECMA-319. Table II presents the parameters of this coding array. Each TPC-SPC codeword has four packets, with 512 bits in each packet. As we mentioned in Section III-C, TPC-SPC codes have a relatively small , and hence a high probability of undetected error , i.e., the probability that the decoder outputs a codeword different from the transmitted codeword without recognizing its mistake. Fig. 11 presents the of the TPC-SPC code on EPR4 channel from which we see the error detection capability of this code is not reliable. Hence, a cyclic redundancy check (CRC) code is used on each packet to give the outer packet-LDPC decoder reliable (and localized) information. As an example, one may use a rate-0.968 CRC (496, 480) code and suffer negligible rate loss. Note that with the help of the CRC code, we can know exactly which packets are erroneous (hence, erased), thus we do not need to erase all four packets if fails. The simulation results for this configuration is compared with that of the ECMA-319 system in Fig. 12 , assuming the EPR4 channel in each case. In this figure, we also compare the performance of the TPC-SPC/packet-LDPC concatenation with a longer RS/RS concatenation we introduced in Section IV-B. This longer RS/RS code array has : RS(126, 113)
-bit symbol codes along rows and : RS (4096, 3546) -bit symbol codes along columns. Note that, each row has 126 8 bits, i.e., 12-bit symbols, so there are 84 codewords in each data se; thus, we have (6) Note also that the overall code rate of this longer RS/RS concatenation is , and the encoded data set size is bits bits. All parameters are compatible with the TPC-SPC/packet-LDPC concatenation (Table II) . These results demonstrate that this TPC-SPC/packet-LDPC coding architecture is very promising as it provides a substantial improvement over the ECMA-319 code array on the EPR4 channel, and also beats the longer RS/RS code array. Further, as demonstrated in Figs. 6 and 7, the error-rate floor does not appear to be an issue.
V. COMPLEXITY COMPARISON
It has been shown in many papers that the use of iterative detection and soft information can provide significant performance improvement. However, the application of this technology has been limited by its complexity. Lynch et al. have shown in [21] that the implementation of a soft iterative decoder for structured LDPC or TPC-SPC codes are feasible in CMOS technology, but it is at the expense of an -fold increase in complexity relative to the state of art . As we will show, packet-LDPC codes may be a possible solution for the complexity problem (while trading off performance). In this section, we will compare the complexity of RS code and packet-LDPC code.
As we know, RS codes are optimal with respect to recovering erasures, as they are a class of MDS codes, so we cannot hope for better erasure recovery than that given by RS codes. However, a code with a little bit lower erasure correction capability, but much lower encoding and decoding complexity is desirable for practical use. We have demonstrated that packet-LDPC codes have excellent erasure correction capability. We will compare the complexity of packet-LDPC codes and RS codes in this section. For an RS code over , the encoding procedure is to calculate parity symbols from the information symbols. Thus, obviously, the encoding time is proportional to . For decoding RS erasure codes, it is known that a codeword can be recovered from any or more symbols that are received correctly. To analyze the complexity of an erasure decoder, we consider the special case of exactly symbols being received correctly. In this case, the decoder needs to recover the symbols that are erased, i.e., to solve a system with unknowns from the known symbols, which has decoding time proportional to . 2 The basic encoding and decoding operations for RS codes are multiplications and additions over
. From the analysis, we can see the large processing time for RS codes arises from the dense system of linear equations used, and RS codes can only be applied in practice when and are relatively small. For an packet-LDPC code with packet length , to process encoding or decoding of a codeword on PEC is equivalent to processing bit-wise LDPC codewords on BEC with the same erasure positions. The encoding and decoding procedures on the PEC are almost symmetrical. Both are very simple, which compute exactly XORs for each edge in the Tanner graph. Hence, the number of operations are proportional to the number of edges in graph. And because a packet-LDPC code has a sparse graph, the algorithm runs in time linear in the block length times the packet length of the code. Furthermore, for packet-LDPC codes, packets no longer suffice to recover the information packets, instead, slightly more than packets are needed. As shown in [19] and [9] for Tornado codes, if a packet-LDPC code can be recovered with high probability from or more packets, where is a real number and is defined as decoding inefficiency, the encoding and decoding algorithms run in time proportional to . Here, the basic operations are binary XORs. For RS codes, the decoding inefficiency is 1 with . For packet-LDPC codes, the decoding inefficiency is not a fixed quantity, but depends on the structure of the graph and the packet erasure pattern (the positions of erasures). However, the variance of is generally very small. We will show in the next paragraph that packet-LDPC codes have small (around 0.07 for the packet-LDPC code). The encoding and decoding complexity of both RS codes and packet-LDPC codes, measured in operations per codeword, are shown in Table III [9] .
We now substitute into the equations in Table III the values for: 1) the packet-LDPC code in Section IV-A; 2) the code discussed in Section IV-B. From Fig. 6 we see, for the packet-LDPC code with ten decoding iterations, when the packet loss rate , the (also the ) is around 10 , so we can say the code can be recovered with high probability. At this point, the average number of erased packets is , and the average number of correctly received packets is , from which we get . Notice that the complexity of a data set equals to the number of codewords per data set times the complexity of a codeword. The complexity of encoding and decoding a data set using the above three codes are listed in Table IV . The table shows that, even if we temporarily ignore the difference between binary XOR and field operation (field operation is obviously much more complex than XOR), the number of operations required for encoding and decoding the RS(64, 54) code is about three times of that of the packet-LDPC code; and the RS(4096, 3546) code requires about 200 times more operations than the packet-LDPC code. At this point, we can conclude that, as we claimed, packet-LDPC codes on the PEC have near channel capacity erasure correction capability and very low encoding and decoding complexity compared to RS codes, especially long RS codes.
VI. CONCLUSION
In this paper, we have introduced two packet-LDPC code architectures for tape drives. We compared the performance of these schemes with that of the RS/RS concatenation in the ECMA-319 standard and the RS/RS concatenation with a longer outer RS code. These two architectures, especially the second one, provide a substantial performance improvement over the ECMA-319 architecture. Simulations show that the error-rate floor usually seen for LDPC codes does not appear to be a problem for our packet-LDPC codes. We have demonstrated that a packet-LDPC code allows for a very long outer LDPC code in the concatenated scheme (hence, low error-rate floor), and solves the problem that bit-wise LDPC codes are not as effective at correcting burst errors as RS codes. Moreover, packet-LDPC codes have a very low decoding complexity, as we demonstrated in Section V.
